A Gate-level Model for Morphogenetic Evolvable Hardware

Lee, Justin A. & Sitte, Joaquin (2004) A Gate-level Model for Morphogenetic Evolvable Hardware. In Diessel, Oliver & Williams, John (Eds.) Proceedings of the 2004 {IEEE} International Conference on Field-Programmable Technology (FPT'04), December 6-8, 2004, Brisbane, Australia.

View at publisher


Traditional approaches to evolvable hardware (EHW), in which the FPGA configuration is directly encoded, have not scaled well with increasing problem complexity. To overcome this there have been moves towards encoding a growth process, however, these have tended to abstract away the underlying FPGA architecture, limiting evolution's ability to find novel solutions free of designer bias. In this paper we present a morphogenetic EHW model where growth is directed largely by the gate-level state of the FPGA. Initial results are presented that show that our approach outperforms a traditional EHW approach using a direct encoding, and importantly, is able to scale to larger, more complex, problems with only a modest increase in the number of generations required to find an optimal solution.

Impact and interest:

2 citations in Scopus
Search Google Scholar™

Citation counts are sourced monthly from Scopus and Web of Science® citation databases.

These databases contain citations from different subsets of available publications and different time periods and thus the citation count from each is usually different. Some works are not in either database and no count is displayed. Scopus includes citations from articles published in 1996 onwards, and Web of Science® generally from 1980 onwards.

Citations counts from the Google Scholar™ indexing service can be viewed at the linked Google Scholar™ search.

Full-text downloads:

149 since deposited on 08 Jul 2005
5 in the past twelve months

Full-text downloads displays the total number of times this work’s files (e.g., a PDF) have been downloaded from QUT ePrints as well as the number of downloads in the previous 365 days. The count includes downloads for all files if a work has more than one.

ID Code: 1808
Item Type: Conference Paper
Refereed: Yes
Keywords: evolvable hardware, field programmable gate array, morphogenesis, gene expression, gate level, JBits
DOI: 10.1109/FPT.2004.1393258
ISBN: 0780386515
Subjects: Australian and New Zealand Standard Research Classification > ENGINEERING (090000) > ELECTRICAL AND ELECTRONIC ENGINEERING (090600) > Electrical and Electronic Engineering not elsewhere classified (090699)
Australian and New Zealand Standard Research Classification > INFORMATION AND COMPUTING SCIENCES (080000) > ARTIFICIAL INTELLIGENCE AND IMAGE PROCESSING (080100) > Neural Evolutionary and Fuzzy Computation (080108)
Divisions: Past > QUT Faculties & Divisions > Faculty of Science and Technology
Copyright Owner: Copyright 2004 IEEE
Copyright Statement: Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Deposited On: 08 Jul 2005 00:00
Last Modified: 29 Feb 2012 13:08

Export: EndNote | Dublin Core | BibTeX

Repository Staff Only: item control page