Hardware In-The-Loop Training of Analogue Neural Network Chip

Sitte, Joaquin & Zhang, Liang (2006) Hardware In-The-Loop Training of Analogue Neural Network Chip. In Wang, J, Yi, Z, Zurada, J, Lu, B, & Yin, H (Eds.) Advances in Neural Networks - ISNN 2006 (LNCS 3973), 28 May - 1 June 2006, China, Chengdu.

Impact and interest:

0 citations in Scopus
Search Google Scholar™

Citation counts are sourced monthly from Scopus and Web of Science® citation databases.

These databases contain citations from different subsets of available publications and different time periods and thus the citation count from each is usually different. Some works are not in either database and no count is displayed. Scopus includes citations from articles published in 1996 onwards, and Web of Science® generally from 1980 onwards.

Citations counts from the Google Scholar™ indexing service can be viewed at the linked Google Scholar™ search.

ID Code: 25086
Item Type: Conference Paper
Refereed: Yes
Keywords: Neural Networks, Hardware, In-The-Loop Training
ISBN: 3-540-34482-9
Subjects: Australian and New Zealand Standard Research Classification > INFORMATION AND COMPUTING SCIENCES (080000) > ARTIFICIAL INTELLIGENCE AND IMAGE PROCESSING (080100) > Neural Evolutionary and Fuzzy Computation (080108)
Divisions: Past > QUT Faculties & Divisions > Faculty of Science and Technology
Deposited On: 17 Jun 2009 14:55
Last Modified: 29 Feb 2012 13:17

Export: EndNote | Dublin Core | BibTeX

Repository Staff Only: item control page