A communication model and partitioning algorithm for streaming applications for an embedded MPSoC

Kelly, Wayne A., Flasskamp, Martin, Sievers, Gregor, Ax, Johannes, Chen, Jianing, Klarhorst, Christian, Ragg, Christoph, Jungeblut, Thorsten, & Sorensen, Andrew C. (2014) A communication model and partitioning algorithm for streaming applications for an embedded MPSoC. In Nurmi, Jari, Ellervee, Peeter, Milojevic, Dragomir, Daniel, Ondrej, & Paakki, Tommi (Eds.) Proceedings of the 2014 International Symposium on System-on-Chip (SoC), IEEE, Tampere, Finland, pp. 1-6.

View at publisher

Abstract

Energy efficient embedded computing enables new application scenarios in mobile devices like software-defined radio and video processing. The hierarchical multiprocessor considered in this work may contain dozens or hundreds of resource efficient VLIW CPUs. Programming this number of CPU cores is a complex task requiring compiler support. The stream programming paradigm provides beneficial properties that help to support automatic partitioning. This work describes a compiler for streaming applications targeting the self-build hierarchical CoreVA-MPSoC multiprocessor platform. The compiler is supported by a programming model that is tailored to fit the streaming programming paradigm. We present a novel simulated-annealing (SA) based partitioning algorithm, called Smart SA. The overall speedup of Smart SA is 12.84 for an MPSoC with 16 CPU cores compared to a single CPU implementation. Comparison with a state of the art partitioning algorithm shows an average performance improvement of 34.07%.

Impact and interest:

0 citations in Scopus
Search Google Scholar™

Citation counts are sourced monthly from Scopus and Web of Science® citation databases.

These databases contain citations from different subsets of available publications and different time periods and thus the citation count from each is usually different. Some works are not in either database and no count is displayed. Scopus includes citations from articles published in 1996 onwards, and Web of Science® generally from 1980 onwards.

Citations counts from the Google Scholar™ indexing service can be viewed at the linked Google Scholar™ search.

ID Code: 80092
Item Type: Conference Paper
Refereed: Yes
Keywords: Computer architecture, Parallel processing, Partitioning algorithms, Pipelines, Program processors, Signal processing algorithms, Simulated annealing
DOI: 10.1109/ISSOC.2014.6972436
ISBN: 9781479968909
Divisions: Current > Schools > School of Electrical Engineering & Computer Science
Current > QUT Faculties and Divisions > Science & Engineering Faculty
Copyright Owner: Copyright 2014 by IEEE
Deposited On: 15 Jan 2015 00:46
Last Modified: 16 Jan 2015 00:46

Export: EndNote | Dublin Core | BibTeX

Repository Staff Only: item control page